For a conventional monolithic piezoelectric transducer (PT) using a full-bridge rectifier, there is a threshold voltage that the open-circuit voltage measured across the PT must attain prior to any transfer of energy to the storage capacitor at the output of the rectifier. This threshold voltage usually depends on the voltage of the storage capacitor and the forward voltage drop of diodes. This article presents a scheme of splitting the electrode of a monolithic piezoelectric vibration energy harvester into multiple (n) equal regions connected in series in order to provide a wider operating voltage range and higher output power while using a full-bridge rectifier as the interface circuit. The performance of different series stage numbers has been theoretically studied and experimentally validated. The number of series stages (n ! 1) can be predefined for a particular implementation, which depends on the specified operating conditions, to achieve optimal performance. This enables the system to attain comparable performance compared to active interface circuits under an increased input range while no additional active circuits are required and the system is comparatively less affected by synchronized switching damping effect.
Introduction
Ultra low power wireless sensors and sensor systems are of increasing interest in a variety of applications ranging from structural health monitoring to industrial process control. Electrochemical batteries have thus far remained the primary energy sources for such systems despite the finite associated lifetimes imposed due to limitations associated with energy density. However, certain applications require the operation of sensors and sensor systems over significant periods of time, including implantable biomedical electronic devices and tire pressure sensors, where battery usage may be impractical and add cost due to the requirement for periodic re-charging and/or replacement (Belleville et al., 2010) . In order to address this challenge and extend the operational lifetime of wireless sensors, there has been an emerging interest in research on harvesting ambient vibration energy (Mitcheson et al., 2008; Szarka et al., 2012) .
Piezoelectric materials are widely used in small scale vibration energy harvesters (VEHs) as mechanical-toelectrical transducers due to their relatively high power density, scalability and compatibility with conventional integrated circuit technologies (Elvin and Erturk, 2013; Han et al., 2014) . A typical piezoelectric VEH can provide a power density of around 10-500 mW Á cm À2 , which sets a significant constraint on designing the associated power-conditioning interface circuit (Kim et al., 2011) . The most commonly used passive rectification method is a full-bridge rectifier. However, this sets a high threshold voltage for the generated energy by the harvester to be transferred to a storage capacitor (Qian et al., 2013) . This limitation prevents the system from operating if the environmental excitation is not high enough to attain the required operational threshold voltage, and the vibrational energy due to this small excitation is therefore not transferred to the energy storage device (Krihely and Ben-Yaakov, 2011) . Furthermore, for excitation resulting in harvester output slightly greater than the threshold voltage, a very significant amount of energy is wasted as a result (Liang and Liao, 2012) .
In order to increase the power efficiency of a VEH system, most of interface circuits seek to develop a mechanism to minimize the energy wasted due to the threshold set by a full-bridge rectifier (Sun et al., 2012) . The interface circuit does not only need to consume ultra-low power, but it should also be able to recover the power as effectively as possible from the piezoelectric transducer (PT) (Aktakka and Najafi, 2014; Romani et al., 2014; Yuan and Arnold, 2011) . Therefore, in order to design a piezoelectric VEH system to deliver a high output power, both the interface circuit and the harvester mechanism should be well designed and the design interaction should be thoroughly examined (Dini et al., 2015; Le et al., 2006; Sankman and Dongsheng, 2015) . Approaches such as the SSHI (synchronized switch harvesting on inductor) interface is considered to provide ideally no charge wastage if the resistance of the RLC (resistor, inductor and capacitor) loop is negligible (Badel et al., 2005; Shaohua and Boussaid, 2015) . Other synchronized switch interfaces, such as synchronous electric charge extraction (SECE), are also widely used for highefficiency circuits (Gasnier et al., 2014) .
Despite the performance, there are four main drawbacks that exist in these active interface circuits. First, the overall volume and complexity of an energy harvesting system are significantly increased by complex interface circuits along with off-chip capacitors, resistors and inductors, where inductors must be implemented off-chip to achieve good performance for most interfaces. Second, active interface circuits continuously consume energy. Although some reported interface circuits attain sub-mW power loss, there is still an amount of energy which is drawn from the energy reservoir when there is no input excitation. This could eventually deplete all stored energy and both the interface circuit and load electronic devices will stop operating. In addition, SSHI and SECE circuits can only achieve high efficiency at a limited range of excitation levels. This limits the overall performance of the system in realworld implementations. Furthermore, SSHI and SECE interface circuits can only provide higher performance than simple full-bridge rectifiers for weakly coupled piezoelectric transducers due to the synchronized switch damping (SSD) effect (Badel et al., 2006; Ji et al., 2016) . If the coupling is strong and the PT vibrates at resonance, the periodic current pulses applied to invert or extract charge on a PT result in an electrical actuation that opposes the vibration. All of the above four limitations introduced by system complexity and volume, quiescent power consumption, real-world wide range excitation levels and the SSD effect results in the reported active rectifiers achieving acceptable performance only in a limited operating range.
In this article, a passive approach using a simple full-bridge rectifier is proposed with associated modifications in the connection configuration scheme for the piezoelectric transducer. This approach is able to achieve comparable performance to some active interface circuits without the drawbacks mentioned above. With the proposed approach, the electrode of a monolithic PT is split into multiple (n ! 2) equal pieces connected in series and the number n can be predetermined according to the excitation amplitude of the ambient vibration. A suitable value of n helps with maximizing the operation range and harvested power. Theoretical studies on output power and threshold voltage for different values of n are provided in equations and figures. The theoretical derivations are validated by experimental results conducted on commercial piezoelectric vibration energy harvesters.
Full-bridge rectifier
A PT vibrating at or close to its resonance frequency can be modeled as a current source I P in parallel with a capacitor C P and a resistor R P (Ottman et al., 2002) . The AC signal generated by the PT needs to be rectified in most cases before further power conditioning. The most commonly used passive rectification circuit for a PT is a full-bridge rectifier, which employs four diodes to perform AC-to-DC conversion (see Figure 1 (a)). The energy is then stored in a storage capacitor C S connected to the output of the rectifier. Figure 1(b) shows the associated waveform of the current source I P and V piezo , which is a time-varying voltage across the PT. In order to charge C S , V piezo needs to attain V S + 2V D or À(V S + 2V D ) to overcome the threshold voltage set by the rectifier, where V S is the voltage of the storage capacitor C S and V D is the voltage drop of the diodes used in the rectifier. Therefore, the energy used for charging the internal capacitor C P from V S + 2V D to À(V S + 2V D ) (or vice versa) is wasted, which can be expressed as
The peak-to-peak open-circuit voltage of V piezo is noted as V pp(open) . In order to transfer energy from the PT to the storage capacitor, V pp(open) .2(V S + 2V D ) should be satisfied. Otherwise, all of the harvested energy by the PT is wasted for discharging and charging C P . So this critical voltage can be set as a threshold voltage for V pp(open) to ensure that the full-bridge rectifier transfers energy to C S
where V TH = 2(V S + 2V D ) is the threshold that V pp(open) must attain to transfer any energy to the storage capacitor C S . If the condition in equation (2) is met, the remaining charge can flow into C S . The wasted charge is used for discharging and charging C P and the amount of the wasted charge in a half cycle of I P is Q wasted = 2C P (V S + 2V D ). The power conversion efficiency is extremely low if V pp(open) is slightly higher than V TH . Assuming V D = 0:5V and V S = 3V, the threshold voltage is as high as 8V. For MEMS (microelectromechanical system) piezoelectric harvesters, this threshold is hard to attain.
Proposed scheme
A commonly used cantilevered PT consists of a substrate and a piezoelectric layer sandwiched between a pair of metal electrode layers. When the cantilever vibrates, a strain in the piezoelectric layer is generated due to the deflection of the cantilever. This response is transduced to electrical charge by the piezoelectric material and a current is generated to charge the inherent capacitor C P formed by the two metal electrode layers (Miso et al., 2015) . As a result, there is a voltage V piezo developed across the PT. As discussed previously, the most important limitations of a full-bridge rectifier are the high threshold voltage and low power efficiency while the threshold is marginally overcome (Dicken et al., 2012) . This article proposes an approach by splitting both the top and bottom electrode layers into n equal parts (Dayou et al., 2012) ; hence, the monolithic PT turns into a harvester with n regions as a result, which is equivalent to n individual harvesters with exactly the same vibration amplitudes, frequencies and phases, as shown in Figure 2 . The electrodes should be segmented along the primary strain direction, so that the total strain in the piezoelectric layers in each region is equal. The current source, internal capacitor and resistor in the monolithic PT are noted as I P = I 0 sin 2pf P t, C P and R P , respectively. The model of the PT used for calculations in this article takes consideration of the internal leakage resistor R P because the resonant frequency of the PT is quite low in this implementation, so that R P is not negligible compared to the impedance of C P . After splitting the electrode layers into n equal regions, the area is divided by n for each PT compared to the monolithic model. As the total strain in these regions is the same, the current source amplitudes for them should be equal. For one individual region, the current source amplitude, capacitor and resistor can be noted as I 1 , C 1 and R 1 respectively. In a cantilever, the inherent capacitor and generated current amplitude are proportional to the electrode area and the total strain, respectively; the resistance is inversely proportional to the electrode area. Therefore, the parameters of the new PT can be expressed in terms of the parameters of the monolithic PT: I 1 = 1 n I 0 sin 2pf P t, C 1 = 1 n C P and R 1 = nR P . As the generated charge in one region is divided by n compared to the original monolithic PT (Q 1 = 1 n Q P ) and the capacitor C 1 is also divided by n (C 1 = 1 n C P ), the open-circuit voltage for one region is equal to the voltage of the original monolithic
. If the n regions are connected in parallel, the resulting harvester works exactly the same as the original monolithic harvester, as shown in Figure 3 .
As expressed in equation (1), the charge wastage due to the self discharging and charging C P in a half I P cycle is Q wasted = 2C P (V S + 2V D ). In order to minimize Q wasted , C P can be decreased by connecting the two regions in series. They should be connected with consideration of voltage directions so that the final series harvester model results in a summed-up voltage. Setting the capacitor for each region is C 1 , where C 1 = 1 n C P , the equivalent capacitor of the series model is C P + = 1 n 2 C P (the symbol ' + ' means series). Therefore, the resulting capacitance of this series connected model is 1=n 2 of the parallel connected model, so that Q wasted is reduced by a factor of n 2 . While the harvester is charging the storage capacitor C S , the voltage jV piezo j will stay at (V S + 2V D ). Furthermore, by connecting in series appropriately, the open-circuit peakto-peak voltage of this new harvester V pp(open) + is now increased by a factor of n. This phenomenon helps to retain the rectifier operation even at smaller excitations, as the threshold voltage for the series model is halved.
Similar series configurations of PTs have been mentioned in the work by Liu et al. (2011); Yu et al. (2014) . However, as opposed to previous research, series models with variable stages is first thoroughly derived in this article and the output performance is calculated to find an optimal series stage number according to variable excitation environments.
Modeling
In this section, theoretical models are developed to establish the effect of series connected PTs on the output power of a full-bridge rectifier. A monolithic PT model is first studied; then the PT is split into n equal regions connected in series. In order to compare the performance between the parallel and series models, the voltage increase in C S (note DV S ) in function of excitation amplitude (V pp(open) ) for all models can be compared. In addition, the electrical output power of the full-bridge rectifier in function of V S for different models under the same excitation level is derived and illustrated to find the peak output power for each model.
Monolithic model
Calculations are first performed on a monolithic PT to study the open-circuit peak-to-peak voltage V pp(open) and the corresponding output power with employment of a full-bridge rectifier. Assuming the excitation of the PT is sinusoidal, the current source can be written as I P = I 0 sin vt, where v = 2pf P . The total charge generated by the PT in a half cycle (T/2) should first be calculated, which can be written as
As discussed in the previous section and as is shown in Figure 1 , a vibrating PT can be modeled as a current source I P in parallel with an internal capacitor C P and a resistor R P . Before the full-bridge rectifier becomes conducting, the current from I P is divided into two parts inside the piezoelectric harvester, I C and I R flowing through the capacitor C P and resistor R P , respectively. As the diodes are OFF in this case, the PT can be regarded as an open-circuit. The ratio of the current flowing into C P to the total current I P is expressed as
The charge flowing into the capacitor C P is
As Q C is the charge that flows into the capacitor C P to build the voltage V piezo , the rest of the charge flows into the resistive path and it is dissipated by the resistor R P . According to the formula V = Q=C, the opencircuit peak-to-peak voltage V pp(open) can be written as
To start transferring energy to C S , V pp(open) after a half cycle t = T 2 should overcome the threshold V TH = 2(V S + 2V D ). Hence, the condition for the rectifier to start transferring charge from the PT to C S is
In order to compare the performance between parallel and series models, this condition is assumed to be always satisfied so that both models are valid. The useful charge Q C in C P is expressed in equation (5) and the wasted charge Q wasted for self discharging and charging C P is given in equation (1). After Q wasted is wasted for self-charging, V piezo is equal to V S + 2V D (or À(V S + 2V D )) and the harvester starts to charge C S . Therefore, the remaining charge going into C S is the difference between Q C and Q wasted
After the rectifier becomes conductive, the voltage V piezo attains the threshold and the equivalent circuit transforms to a PT in parallel with C S and the PT can be regarded as a current source I P in parallel with its internal impedance, as shown in Figure 4 . The internal impedance is the value that C P and R P connected in parallel, expressed as
The charge flowing into C S can then be written as
While a full-bridge rectifier is employed, the capacitor C S is usually chosen at a value much greater than the PT internal capacitor C P (C S ) C P ), so that V S can keep increasing steadily while external excitation is present. In addition, as R P is usually at a value from hundreds of kv to several Mv, hence vR P C S ) 1. Therefore, equation (10) can be approximately written as
The voltage increase in C S for harvesters connected in parallel in a half cycle is expressed as
where the symbol ''//'' means ''parallel'', equivalent to a monolithic harvester before splitting its electrode.
N-stage series model
While the electrode of the monolithic PT is segmented into n equal regions, the whole PT can be regarded as n individual harvesters connected in series. As the area of piezoelectric layer and electrode layer for each source is 1 n of the original PT, so I p1 , C p1 and R p1 for each small PT can be written as
Calculations are started by considering only one PT, and V piezo1 is the voltage generated by this source. As there are n sources connected in series, the total voltage is V piezo = P n i = 1 V piezo i = nV piezo1 . From equation (2), the condition to charge C S is V piezo .2(V S + 2V D ); hence this condition for one individual source is
From this equation, it can be seen that the threshold voltage is now lowered by a factor of n compared to the monolithic model so that harvester is much more likely to start operating at lower excitation levels. Therefore, the wasted charge for dis-charging and charging in one source in a half cycle is
The total charge flowing into C p1 in a half cycle is
Before the condition V piezo1 .
2 n (V S + 2V D ) is met, the PTs are disconnected from C S (as the diodes in the rectifier are not conducting). Once the V piezo1 .
is satisfied, all of the sources are connected together with C S in series. At this time, C S starts to be charged and the remaining charge flowing into C S from each single source is
As only one harvester is considered, superposition theory can be used to turn off the current sources of all other n À 1 harvesters. While the harvester is charging C S , the equivalent circuit for one single source is shown in Figure 5 . The internal impedance for each of the source is
It can be seen that all the other n À 1 impedances are connected in series with C S , hence the total external impedance for one harvester is significantly increased. Hence, the ratio between the I ext and I int for each source being studied is
Therefore, the total charge flowing into C S from one single harvester is
While all the n individual harvesters are considered, the total charge flowing into C S is
Hence the voltage increase in C S can be expressed as
where the subscript '' + (n)'' means ''n regions connected in series''. From equation (6), the open-circuit peak-to-peak voltage of a PT is
Therefore, the equation for the voltage increase of a nregion harvester connected in series can be rewritten as
By setting n = 1, 2, 4, 8, the voltage increase in V S for different n can be written as
Performance comparison
In order to compare the performance of the monolithic PT and 2-stage series model, DV S + (n = 2) .DV S==(n = 1) is assumed
Furthermore, V pp(open) .(V S + 2V D ) should be satisfied for n = 2 so that the harvester can overcome the threshold voltage set by the full-bridge rectifier and start charging, so the condition for improving performance corresponding to splitting into two regions in series is
In terms of the monolithic model, the threshold is V pp(open) .2(V S + 2V D ) for the charging to start. In addition, although the monolithic model can charge C S while 2(V S + 2V D )\V pp(open) \3(V s + 2V D ), the performance is worse than the two-region series model. Using the same methodology, the conditions allowing n = 4 and n = 8 models to achieve their optimal performance are calculated and presented in equation (27) (other values of n are also possible but the equations below facilitate comparisons with the measured results in the next section) Figure 5 . Equivalent circuit for considering only one source in n-region series connected PTs while the rectifier is conducting.
By assuming V S = 2V and the forward threshold voltage V D = 0:5V, the threshold voltage for a monolithic model is V TH = 2(V S + 2V D ) = 6V. Table 1 shows comparisons between different series stages and Figure 6 (a) illustrates theoretical output power for different excitation levels (0g to 1g), which are presented as the opencircuit peak-to-peak voltage V pp(open) , varying from 0V to 12V, generated by the PT. This figure is generated from equation (24) while V pp(open) is considered as the variable, and other parameters are set as C P = 360nF, C S = 1mF and V S = 2V. These values are chosen to match the experimental conditions.
After comparing the performances with a constant V S while changing the external excitation (changing V pp(open) ), the output power with a constant excitation level and a varying V S needs to be examined to find the maximum power points that the rectifier can attain with different series stages. Equation (23) shows the voltage increase in C S in a half cycle of I P , so the harvested energy by the full-bridge rectifier in a half I P cycle can be written as
Hence, the output power is
where f P is the excitation frequency and DV S is expressed in equation (23). The theoretical power output for n = 1, 2, 4 and 8 is plotted in Figure 6 (b). It can be seen that connecting in series significantly increases the peak output power. The models with n = 2, n = 4 and n = 8 can theoretically increase the power by around 3 3 , 4.5 3 and 5.5 3 , respectively, compared to the monolithic PT. According to this figure, the peak output power seems to increase and tend to a limit for higher n. However, more series stages shift the V S value corresponding to the peak power point to higher voltages. Hence, the voltage regulator circuits placed after the FBRs should be designed to handle this high input voltage. Since most of wireless sensors typically require a stable supply between 1.8V and 3.3V, the V S values shown in Figure 6 (b) can meet this requirement well; in contrast, higher V S may increase the complexity of designing voltage regulators.
Experiments and discussions
In this section, experiments are performed to validate the theoretical results and practically show the performance improvement of the proposed approach. Figure 7 (b). The four bi-morph PTs are located side by side and their free-end tips are clamped together with masses in order to enable vibration in the same frequency, phase and amplitude. The resulting PT can, therefore, be considered as a monolithic PT with eight electrode regions that can be connected in parallel or in series for different stages (n can be 1, 2, 4 or 8 in this implementation). The PT is excited on a shaker (LDS V406 M4-CE) at its natural frequency at 19Hz and driven by a sine wave from a function generator (Agilent Technologies 33250 A 80MHz waveform generator) amplified by a power amplifier (LDS PA100E Power Amplifier). In the experiment, the storage capacitor connected at the output of full-bridge rectifier is a super capacitor of C S = 5:2mF. A full-bridge circuit is built using four diodes with a measured forward voltage drop of around 0.5V. Experiments are performed with the number of series stages n = 1, 2, 4 and 8. Figure 8 shows the measured output power measured at the storage capacitor C S for different excitation amplitudes (corresponding to V pp(open) ) with a constant V S = 2V. For low excitation levels, more series stages seem to perform better. For instance, when V pp(open) \6V, the monolithic model (n = 1 while all the eight harvesters are connected in parallel) does not harvest any energy as the threshold voltage is not attained. Furthermore, although all the four models can harvest energy for 6V\V pp(open) \9V, the one with two series stages (n = 2) outputs the highest power. These results closely matches the theoretical calculations. Figure 9 shows the measured electrical power while the excitation acceleration is kept at 0.2g (corresponding to open-circuit voltage V pp(open) = 3:2V). The voltage V S is varied from 0V to 6V to find the maximum power points for different series stages. From Figure 9 , it can be found that the peak power values of n = 2, n = 4 and n = 8 models are 2.2 3 , 3.1 3 and 3.6 3 higher than the monolithic model (n = 1), respectively. The performance improvement of series models approximately matches theoretical results shown in Figure 6 (b). The differences between theoretical and experimental results are due to non-ideal diodes used in measurements, which introduce associated leakage of current. Figure 10 shows the measured power efficiency for different series stages while the excitation level is swept from zero to V pp(open) = 12V. The efficiency is calculated as the power transferred into C S divided by the raw measured power while PT is only connected to an impedance-matched resistor. The results indicate that each series configuration can attain its peak efficiency point under a specific excitation amplitude range. In other words, for a given implementation environment with a limited range of excitation amplitude, the number of series stages n can be determined to increase the output power and efficiency. While the harvester is implemented in a low excitation environment, more series stages (higher n) are preferred; otherwise, series stages should be less (smaller n) or even not splitting the PT (n = 1). This approach requires a one-time configuration of the PT to determine the number of series stages before implementations and it passively improves power efficiency without employing any active circuits. Table 2 compares the performance of the proposed series connection scheme against state-of-the-art active rectification implementations for piezoelectric vibration energy harvesting. The second line in the table indicates the type of implementation. The work in this article does not employ additional circuits apart from a fullbridge rectifier, so there is no additional power consumption and the simplicity of the system offers the potential for increased stability. Line 5 of Table 2 shows the peak-to-peak open-circuit voltage (V pp(open) ) produced by the PT for each work. This voltage depends on several factors, such as the excitation amplitude, piezoelectric materials, dimension of the device, internal capacitance, vibration frequency, etc. The last line of the table shows that splitting a monolithic PT into eight regions connected in series can improve the harvested energy by up to 3.6 3 compared to the original monolithic harvester. According to Figure 9 , splitting into more stages (n.8) connected in series is believed to further increase the performance, although higher n is not experimentally verified in this article. The performance boost form the series configurations indicates that using the proposed passive method can also achieve comparable performance compared to some active interface circuits, such as those listed in this table.
Compared to the four drawbacks mentioned in Section 'Introduction' for reported active interface circuits, the proposed series scheme does not employ any active circuits, inductors or capacitors other than four diodes (for a full-wave bridge rectifier). Hence the overall system volume can be significantly decreased with increased stability. In terms of quiescent power loss, a simple full-bridge rectifier used in the proposed scheme does not consume any quiescent power (diode reverse leakage current is assumed to be negligible) so no energy is drained due to the interface circuit while no excitation is present. In addition, Figure 10 shows that the power efficiency of the proposed scheme is able to attain its peaks under a wide range of excitation amplitudes for different series stages. Hence, in order to achieve an efficiency peak, the number of series stages can be pre-determined according to the average excitation amplitude where the system is implemented. This makes the energy harvesting system configurable to different implementation environments. Furthermore, as a simple full-bridge rectifier does not generate synchronized current pulses in the piezoelectric materials; hence, the proposed scheme is less subjected to the SSD effect even for highly coupled PTs. Therefore, the mechanical vibration of the PTs will be less affected or damped, which extends the range over which the rectifier operates efficiently.
Conclusion
This article addresses that a full-bridge rectifier requires a relatively high excitation amplitude to extract energy from the piezoelectric harvester (PT). As a result, a significant part of the generated power is wasted due to the high threshold voltage. A passive scheme of splitting the electrode of a monolithic PT into n equal regions connected in series is proposed in this article to lower the threshold voltage and increase power output under low input excitation levels. Comparing with active interface circuits, this scheme significantly decreases system volume and increases the output power without employing active components or consuming extra power. In addition, the PTs employing this method are less affected by the SSD effect. By using this principle, PTs can be designed to have n equal regions connected in series, of which the number n should be pre-determined by considering the ambient excitation amplitude for the selected application environment.
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